

(12) INTERNATIONAL APPLICATION PUBLISHED UNDER THE PATENT COOPERATION TREATY (PCT)

(19) World Intellectual Property Organization
International Bureau




(43) International Publication Date
25 January 2001 (25.01.2001)

PCT

(10) International Publication Number
WO 01/06656 A1

- (51) International Patent Classification⁷: H03K 19/096 (74) Agent: BROWN, Marc, E.; Oppenheimer Wolff & Donnelly LLP, 2029 Century Park East, Suite 3800, Los Angeles, CA 90067 (US).
- (21) International Application Number: PCT/US00/19608
- (22) International Filing Date: 18 July 2000 (18.07.2000) (81) Designated States (*national*): AE, AG, AL, AM, AT, AU, AZ, BA, BB, BG, BR, BY, BZ, CA, CH, CN, CR, CU, CZ, DE, DK, DM, DZ, EE, ES, FI, GB, GD, GE, GH, GM, HR, HU, ID, IL, IN, IS, JP, KE, KG, KP, KR, KZ, LC, LK, LR, LS, LT, LU, LV, MA, MD, MG, MK, MN, MW, MX, MZ, NO, NZ, PL, PT, RO, RU, SD, SE, SG, SI, SK, SL, TJ, TM, TR, TT, TZ, UA, UG, US, UZ, VN, YU, ZA, ZW.
- (25) Filing Language: English
- (26) Publication Language: English
- (30) Priority Data:
60/144,520 19 July 1999 (19.07.1999) US
60/174,509 5 January 2000 (05.01.2000) US
- (71) Applicant (*for all designated States except US*): UNIVERSITY OF SOUTHERN CALIFORNIA [US/US]; Office of Patent and Copyright Administration, 3716 South Hope Street, Los Angeles, CA 90007-4344 (US).
- (72) Inventors; and
- (75) Inventors/Applicants (*for US only*): ATHAS, William, C. [US/US]; 437 Camino de las Colinas, Redondo Beach, CA 90277 (US). TZARTZANIS, Nestor [US/US]; University of Southern California, 4676 Admiralty Way, Suite 1001, Marina Del Rey, CA 90292 (US). PETERSON, Lena [SE/SE]; Sten Stureg. 36 7 Tr., S-412 52 Gothenburg (SE). MAO, Weihua [US/US]; 2302 Routh Drive, Rowland Heights, CA 91748 (US).
- Published:
— With international search report.
- For two-letter codes and other abbreviations, refer to the "Guidance Notes on Codes and Abbreviations" appearing at the beginning of each regular issue of the PCT Gazette.*

(54) Title: HIGH-PERFORMANCE CLOCK-POWERED LOGIC



(57) Abstract: High performance clock-powered logic runs at below supply levels and reduces the need for faster digital logic circuitry. In a preferred embodiment, a clocked buffer (101) is used to drive the signal line. The receiving end of the line is connected to a jam latch (123), preferably followed by an n-latch (125), followed by the digital logic (109), and followed by a second n-latch (127). The first n-latch is eliminated in an alternative embodiment, preferably one that uses complementary data signals.

WO 01/06656 A1